# \#fpga-rt

**URL:** https://forum.plexim.com/tag/fpga-rt/412.md

[Latest](https://forum.plexim.com/latest.md) · [Categories](https://forum.plexim.com/categories.md) · [Tags](https://forum.plexim.com/tags.md)

---

## [Fixpoint Controller Simulation](https://forum.plexim.com/t/fixpoint-controller-simulation/680)

<div class="topic-metadata">

**Author:** [@egglia](https://forum.plexim.com/u/egglia)\
**Replies:** 1\
**Last updated:** [August 16, 2019, 12:26pm UTC](https://forum.plexim.com/t/fixpoint-controller-simulation/680 "2019-08-16T12:26:59Z")

</div>

We already have a working and well tested plecs standalone simulation model. As a next step we would like to transform the control logic from plecs model into VHDL code for hardware implementation. There is no floating p…