I am currently working on building my RT Box coder for implementing phase shift modulation in a three-phase dual active bridge design. As part of the process, I need to generate a phase delay of 60° between each signal. Despite trying various approaches w
|
|
17
|
171
|
July 28, 2025
|
External Mode Client × Communication error for system 'TPCES exp1/Control':Wrong port or no response from target. OK
|
|
1
|
25
|
July 28, 2025
|
RT_Box HIL simulation error
|
|
3
|
40
|
July 28, 2025
|
Variable Phase PWM Signal, where phase updates twice (or an arbitrary amount) a period?
|
|
1
|
34
|
July 28, 2025
|
Complex number operation in PLECS blockset Model Properties
|
|
1
|
36
|
July 28, 2025
|
TI C2000: Error no rule to make target
|
|
2
|
41
|
July 25, 2025
|
Different Current Measurement
|
|
4
|
63
|
July 25, 2025
|
Thermal modeling of the FETs and Anti-Parallel Diodes
|
|
10
|
41
|
July 24, 2025
|
Where can i find the demo "Voltage regulator with TL431", it is a demo plecs about the flyback power supply
|
|
3
|
27
|
July 24, 2025
|
Dual Active Bridge
|
|
15
|
102
|
July 23, 2025
|
Signal dimensions do not match
|
|
2
|
29
|
July 23, 2025
|
Magnetics permeability
|
|
13
|
158
|
July 22, 2025
|
Unsaturated and saturated releative permeability
|
|
1
|
39
|
July 21, 2025
|
Interleaved Half Bridge block
|
|
1
|
39
|
July 18, 2025
|
Help me with leakage current simulation in non isolated charger
|
|
0
|
31
|
July 18, 2025
|
Turn-On Losses at negative current using SiC (NVH4L018N0755C1)
|
|
1
|
38
|
July 17, 2025
|
Dual Active Bridge Converter
|
|
2
|
63
|
July 17, 2025
|
Error during steady state analysis
|
|
4
|
54
|
July 15, 2025
|
How to receive only the last simulation time step (or last couple of cycles) from XML-RPC
|
|
2
|
34
|
July 15, 2025
|
DC-DC Bidirectional Buck boost converter
|
|
1
|
92
|
July 15, 2025
|
RT Box: Illegal transition conditions in forced commutation for topology 52_0
|
|
7
|
103
|
July 15, 2025
|
Space Vector PWM block for PLECS auto coding
|
|
1
|
59
|
July 14, 2025
|
How to convert mosfets' LTspice model or Pspice model to plecs model?
|
|
1
|
92
|
July 14, 2025
|
Significant Discrepancy in SiC MOSFET Loss Calculation: Custom Script vs PLECS Lookup Table (C3M0021120K / C3M0015065K)
|
|
7
|
84
|
July 11, 2025
|
Full bridge DC DC converter
|
|
2
|
66
|
July 10, 2025
|
Algebraic loop involving PQ CONTROLLER
|
|
1
|
46
|
July 8, 2025
|
Output PWM signals from the Ti PWM Block within the controller/MCU
|
|
4
|
39
|
July 8, 2025
|
Unable to Compile C2000
|
|
8
|
160
|
July 7, 2025
|
The difference between DiscState and global variables in a C script.
|
|
1
|
35
|
July 7, 2025
|
Possibilities to change parameter in a simulation script used to calculate other paramters in the initialization file
|
|
3
|
44
|
July 3, 2025
|