|
Welcome to PLECS User Forum! :wave:
|
|
0
|
1386
|
July 4, 2024
|
|
About the General category
|
|
0
|
246
|
July 4, 2024
|
|
RT Box 3: PWM Phase Shift and Duty Cycle Incorrect in Real-Time Simulation
|
|
1
|
36
|
September 18, 2026
|
|
Thermal model simulation of device junction temperature
|
|
3
|
52
|
September 17, 2026
|
|
Droop control Problem Simulation
|
|
1
|
93
|
September 15, 2026
|
|
If the phase shift is variable and the gate pulses are generated in Simulink, what is the recommended method to transfer/generate these phase-shifted gate pulses for a PLECS power circuit?
|
|
1
|
37
|
September 15, 2026
|
|
Dual RT Box 3 Offline Simulation Divergence Issue with Two Parallel Single-Phase Cascaded H-Bridge Converters
|
|
1
|
51
|
September 9, 2026
|
|
Inquiry Regarding Hardware-in-the-Loop (HIL) Simulation Issues
|
|
8
|
181
|
September 8, 2026
|
|
Load .mat file with string type variable
|
|
3
|
69
|
September 2, 2026
|
|
Noise in frequency response plot
|
|
4
|
79
|
August 28, 2026
|
|
HERIC Inverter Loss Analysis in PLECS
|
|
1
|
76
|
August 24, 2026
|
|
Positive Negative sequence seperation with DDSRF
|
|
1
|
53
|
August 10, 2026
|
|
How to Generate the Optimal Inner and Outer Phase Shifts for Extended Phase Shift Modulation in a Series Partial-Power Dual Active Bridge Converter?
|
|
0
|
62
|
August 5, 2026
|
|
Upgrading student licence to a newer version
|
|
1
|
73
|
August 3, 2026
|
|
Assistance with adapting DAB for RTBox HIL
|
|
10
|
195
|
July 31, 2026
|
|
Why is my conduction loss so low—only 0.9 W?
|
|
1
|
54
|
July 23, 2026
|
|
I want to add a carrier delay in SVPWM in PLECS demo named three phase voltage source inverter
|
|
3
|
64
|
July 20, 2026
|
|
Update software to newest version 5.0 , but have some trouble
|
|
3
|
114
|
July 18, 2026
|
|
Spike Pulses in Variable Phase PWM block
|
|
2
|
60
|
July 17, 2026
|
|
How to implement a phase-continuous grid frequency step in PLECS?
|
|
1
|
52
|
July 16, 2026
|
|
Current and Voltage control
|
|
6
|
179
|
July 14, 2026
|
|
Pv mppt ti c2000
|
|
3
|
104
|
July 8, 2026
|
|
Non-sampled zero crossings error in Normal mode but not Codegen mode (fixed-step)
|
|
1
|
84
|
June 23, 2026
|
|
High current stress across all the components in a DAB converter
|
|
2
|
98
|
June 17, 2026
|
|
Sample time error
|
|
1
|
52
|
June 12, 2026
|
|
Inconsistency between the original waveform and the waveform after Analog Input
|
|
5
|
110
|
June 9, 2026
|
|
Malfunction of a rectifier using a transformer
|
|
2
|
91
|
May 31, 2026
|
|
Code generation error
|
|
3
|
93
|
May 29, 2026
|
|
Generation of Phase-Shifted Carrier PWM Signals
|
|
6
|
306
|
May 28, 2026
|
|
Feature Request: Add a tool to export a PLECS schematic to an LLM-readable functional netlist
|
|
1
|
155
|
May 18, 2026
|