|
Welcome to PLECS User Forum! :wave:
|
|
0
|
1420
|
July 4, 2024
|
|
About the General category
|
|
0
|
255
|
July 4, 2024
|
|
Feature request: DLL block with matching capability of C-script
|
|
1
|
9
|
November 4, 2026
|
|
Abnormal Zero Current in Hardware-in-the-Loop Simulation of a Three-Phase Three-Stage Cascaded PET with VSG Control
|
|
1
|
36
|
November 2, 2026
|
|
#include "user_defined_header.h" not accessible at compilation
|
|
5
|
95
|
November 2, 2026
|
|
Compilation Issue of Hardware-in-the-Loop Simulation Model on RT Box 3
|
|
2
|
68
|
October 29, 2026
|
|
Hardware-in-the-Loop Simulation Model Error Issue
|
|
1
|
78
|
October 20, 2026
|
|
Semiconductor loss analysis in a single-phase inverter
|
|
1
|
39
|
October 19, 2026
|
|
Initial Cycles and Simulation Start Time in Steady-State Analysis
|
|
1
|
49
|
October 13, 2026
|
|
RT Box 3: PWM Phase Shift and Duty Cycle Incorrect in Real-Time Simulation
|
|
1
|
68
|
September 18, 2026
|
|
Thermal model simulation of device junction temperature
|
|
3
|
101
|
September 17, 2026
|
|
Droop control Problem Simulation
|
|
1
|
135
|
September 15, 2026
|
|
If the phase shift is variable and the gate pulses are generated in Simulink, what is the recommended method to transfer/generate these phase-shifted gate pulses for a PLECS power circuit?
|
|
1
|
61
|
September 15, 2026
|
|
Dual RT Box 3 Offline Simulation Divergence Issue with Two Parallel Single-Phase Cascaded H-Bridge Converters
|
|
1
|
69
|
September 9, 2026
|
|
Inquiry Regarding Hardware-in-the-Loop (HIL) Simulation Issues
|
|
8
|
222
|
September 8, 2026
|
|
Load .mat file with string type variable
|
|
3
|
91
|
September 2, 2026
|
|
Noise in frequency response plot
|
|
4
|
109
|
August 28, 2026
|
|
HERIC Inverter Loss Analysis in PLECS
|
|
1
|
98
|
August 24, 2026
|
|
Positive Negative sequence seperation with DDSRF
|
|
1
|
70
|
August 10, 2026
|
|
How to Generate the Optimal Inner and Outer Phase Shifts for Extended Phase Shift Modulation in a Series Partial-Power Dual Active Bridge Converter?
|
|
0
|
70
|
August 5, 2026
|
|
Upgrading student licence to a newer version
|
|
1
|
95
|
August 3, 2026
|
|
Assistance with adapting DAB for RTBox HIL
|
|
10
|
231
|
July 31, 2026
|
|
Why is my conduction loss so low—only 0.9 W?
|
|
1
|
61
|
July 23, 2026
|
|
I want to add a carrier delay in SVPWM in PLECS demo named three phase voltage source inverter
|
|
3
|
71
|
July 20, 2026
|
|
Update software to newest version 5.0 , but have some trouble
|
|
3
|
144
|
July 18, 2026
|
|
Spike Pulses in Variable Phase PWM block
|
|
2
|
69
|
July 17, 2026
|
|
How to implement a phase-continuous grid frequency step in PLECS?
|
|
1
|
63
|
July 16, 2026
|
|
Current and Voltage control
|
|
6
|
227
|
July 14, 2026
|
|
Pv mppt ti c2000
|
|
3
|
120
|
July 8, 2026
|
|
Non-sampled zero crossings error in Normal mode but not Codegen mode (fixed-step)
|
|
1
|
118
|
June 23, 2026
|