Unfortunately the image resolution is not high enough to read the error message. But this appears to be related to the connection width. What is the upper input width of the Multiplexor, 1 or 3? If 3, you will need to set the Multiplexor width parameter to [3 1] rather than 2. If that doesn’t help, please post your model or explain the issue further.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| How do I correct the width of the component terminal? | 1 | 2684 | January 6, 2023 | |
| Do you have a 3-bit selector or 8 to 1 multiplexer component? | 1 | 895 | January 16, 2018 | |
| Interleaving connections | 1 | 7195 | June 12, 2019 | |
| Current source modeling in the plecs | 1 | 1237 | October 31, 2019 | |
| How can I link Plecs inverter with Simulink load? | 2 | 13115 | June 8, 2018 |