how can i solve this problem
For FPGA simulation, power modules must be connected directly to PWMCapture blocks (input 3, signal 1).
As the error states, for FPGA based simulation the modulation signals from the PWM capture block must directly connect to the power module gates. You cannot place additional logic (signal switches, boolean operators, etc.) in the signal path.