|
Why does this simulation give completely different results between offline and on-hardware(HIL)?
|
|
2
|
27
|
June 12, 2026
|
|
Why does this simulation give completely different results between offline and on-hardware (HIL)?
|
|
1
|
70
|
June 11, 2026
|
|
Problems encountered when RT Box is used as the controller
|
|
15
|
101
|
June 11, 2026
|
|
Expected HIL Results are Diferent from Simulation Results in RTBox 1 for Nanostep Model
|
|
1
|
43
|
June 9, 2026
|
|
How can I implement a 3-level flying capacitor converter on RT Box using PWM Capture and sub-cycle average models?
|
|
9
|
91
|
June 9, 2026
|
|
Inconsistency between the original waveform and the waveform after Analog Input
|
|
5
|
49
|
June 9, 2026
|
|
HIL with TI C2000 (28379D) + RT BOX1 – How to control two converters using TI C2000 Target Support?
|
|
3
|
49
|
June 5, 2026
|
|
Grid-Forming Inverter Stable in Offline Simulation but Unstable When Implemented in RT Box HIL Simulation
|
|
2
|
47
|
June 4, 2026
|
|
How to make PLECS PWM Out/PWM Capture equivalent to a custom PSC-PWM with Relay?
|
|
3
|
94
|
June 3, 2026
|
|
Discrepancy Between RT Box 2 Results and Offline Simulation in PLECS 4.9.5
|
|
2
|
70
|
June 2, 2026
|
|
Generation of Phase-Shifted Carrier PWM Signals
|
|
6
|
134
|
May 28, 2026
|
|
How to adapt a DAB-based converter model for RT Box 2 using the Nanostep solver?
|
|
1
|
40
|
May 18, 2026
|
|
Phase-shifted carrier PWM for cascaded H-bridge on C2000 + RTBox HIL
|
|
2
|
74
|
May 16, 2026
|
|
RT Box pure simulation – sample time error when mixing 5 µs and 10 µs subsystems
|
|
2
|
42
|
May 14, 2026
|
|
Unable to Connect RT-BOX 1 to PLECS: “Upload to target” Times Out
|
|
6
|
77
|
May 12, 2026
|
|
Discrepancy Between Offline/HIL-to-HIL and RT Box–STM32G474RE Results in Closed-Loop GFM Islanded Control
|
|
5
|
80
|
May 8, 2026
|
|
In PLECS, the offline simulation results of the same simulation model differ greatly from the HIL simulation results. How can this problem be solved?
|
|
1
|
38
|
May 8, 2026
|
|
The parallel capacitance issue of the full-bridge LLC resonant converter model
|
|
1
|
53
|
April 23, 2026
|
|
Shoot-through in full-bridge inverter with RT Box and TI C2000 when using Switch block
|
|
1
|
46
|
April 20, 2026
|
|
Signal mismatch between RT Box Analog Out and DSP ADC in external mode
|
|
2
|
53
|
April 20, 2026
|
|
Dq transformation in HIL to HIL Simulation oscillated
|
|
2
|
57
|
April 16, 2026
|
|
How to generate a high frequency sin wave by using FPGA?
|
|
1
|
53
|
April 7, 2026
|
|
Error in build step #2 (Make): Make process exited with code 2:
|
|
2
|
76
|
April 1, 2026
|
|
Inquiries regarding RT Box HIL system
|
|
8
|
584
|
February 18, 2026
|
|
Real Time Simulation Set Point Value is Not the Expected Value
|
|
1
|
46
|
February 12, 2026
|
|
Connecting Output Port from STM32 Analog Output to Analog Input RT Box
|
|
1
|
225
|
February 2, 2026
|
|
Complementary PWM Signals overlaps at Digital Input Pins at RT Box 2
|
|
4
|
771
|
January 21, 2026
|
|
Scaling and Offset in RT Box and STM32
|
|
3
|
723
|
January 21, 2026
|
|
Challenge modeling switch S3 in 4-Port DC-DC Converter on RT Box 1 (Sub-cycle Averaging issue)
|
|
3
|
927
|
December 10, 2025
|
|
Help Creating load flow simulation for 3 phase powered commercial building
|
|
10
|
898
|
November 7, 2025
|