|
Welcome to PLECS User Forum! :wave:
|
|
0
|
213
|
July 4, 2024
|
|
Error during steady state analysis
|
|
0
|
5
|
July 14, 2025
|
|
Space Vector PWM block for PLECS auto coding
|
|
1
|
8
|
July 14, 2025
|
|
Is it possible to change the Resistor in Simulation at a particular time point?
|
|
6
|
769
|
July 14, 2025
|
|
How to convert mosfets' LTspice model or Pspice model to plecs model?
|
|
1
|
36
|
July 14, 2025
|
|
Significant Discrepancy in SiC MOSFET Loss Calculation: Custom Script vs PLECS Lookup Table (C3M0021120K / C3M0015065K)
|
|
7
|
65
|
July 11, 2025
|
|
Full bridge DC DC converter
|
|
2
|
47
|
July 10, 2025
|
|
Different Result Between Plecs Blockset Simulation and Simulink
|
|
9
|
51
|
July 9, 2025
|
|
Transition from DAB with SPS DAB-LLC/CLLLC – Resonant Component Design and SPS Control
|
|
1
|
42
|
July 8, 2025
|
|
Algebraic loop involving PQ CONTROLLER
|
|
1
|
30
|
July 8, 2025
|
|
Output PWM signals from the Ti PWM Block within the controller/MCU
|
|
4
|
32
|
July 8, 2025
|
|
Unable to Compile C2000
|
|
8
|
134
|
July 7, 2025
|
|
The difference between DiscState and global variables in a C script.
|
|
1
|
14
|
July 7, 2025
|
|
Possibilities to change parameter in a simulation script used to calculate other paramters in the initialization file
|
|
3
|
32
|
July 3, 2025
|
|
RT Box: Illegal transition conditions in forced commutation for topology 52_0
|
|
5
|
85
|
July 3, 2025
|
|
Motor Winding (both delta and star)
|
|
1
|
20
|
July 2, 2025
|
|
Plecs Code Support
|
|
3
|
43
|
July 2, 2025
|
|
Voltage Source Average Model
|
|
2
|
34
|
June 28, 2025
|
|
PWM blocks with two different switching frequencies
|
|
6
|
78
|
June 27, 2025
|
|
Two LAUNCHXL-F28069M Synchronize issue
|
|
7
|
62
|
June 26, 2025
|
|
Task Sampling Time
|
|
3
|
43
|
June 26, 2025
|
|
Loop Gain Meter weird behaviour
|
|
3
|
52
|
June 22, 2025
|
|
Problems with application of ePWM block in Digital Control
|
|
4
|
81
|
June 21, 2025
|
|
Dual phase shift of dual active bridge DAB
|
|
4
|
90
|
June 13, 2025
|
|
I am currently working on building my RT Box coder for implementing phase shift modulation in a three-phase dual active bridge design. As part of the process, I need to generate a phase delay of 60° between each signal. Despite trying various approaches w
|
|
7
|
97
|
June 13, 2025
|
|
ZOH and sensing issue by using plecs
|
|
4
|
47
|
June 13, 2025
|
|
Possibilities to read initialization parameter in a simulation script
|
|
1
|
27
|
June 12, 2025
|
|
Glitch in Variable Phase PWM block?
|
|
4
|
674
|
June 11, 2025
|
|
FMU Export supporting Linux Arm chipsets?
|
|
2
|
30
|
June 11, 2025
|
|
Phase shift modulation simulation in dual active bridge converter
|
|
2
|
423
|
February 13, 2025
|