|
Carrier-peak synchronized sampling using the PWM Out block on RT Box
|
|
5
|
49
|
August 6, 2026
|
|
Assistance with adapting DAB for RTBox HIL
|
|
10
|
107
|
July 31, 2026
|
|
Does PLECS interpolate the loss model between temperatures if the device's thermal model is only provided for certain temperatures?
|
|
2
|
39
|
July 29, 2026
|
|
Discrepancy between heat flow and conduction loss in thermal model
|
|
6
|
57
|
July 29, 2026
|
|
Dual active bridge-cf
|
|
10
|
145
|
July 29, 2026
|
|
Simulating Verilog Logic in PLECS via Verilator
|
|
0
|
33
|
July 23, 2026
|
|
Assistance with Modified Thermal XML Model for Parallel IGBT Modules
|
|
3
|
74
|
July 19, 2026
|
|
Cyclic behavior during switching below D = 0.67 in Quadratic Buck-Boost Converter
|
|
3
|
56
|
July 17, 2026
|
|
How to fix droop control errors in GFM inverter simulations
|
|
5
|
83
|
July 15, 2026
|
|
Current and Voltage control
|
|
6
|
116
|
July 14, 2026
|
|
How to Design N Independent Full-Bridge Modules
|
|
6
|
82
|
July 10, 2026
|
|
Trying to model LISN in PLECS
|
|
1
|
55
|
July 6, 2026
|
|
Running Multiple PLECS Simulations in Parallel via Python
|
|
1
|
42
|
July 6, 2026
|
|
"Unable to meet integration tolerances " problem
|
|
3
|
86
|
June 25, 2026
|
|
Non-sampled zero crossings error in Normal mode but not Codegen mode (fixed-step)
|
|
1
|
58
|
June 23, 2026
|
|
Cyclic behavior during switching. Switches that bounced, plese help
|
|
3
|
85
|
June 16, 2026
|
|
How to implement a dam converter with an active front end in Plexim standalone
|
|
1
|
54
|
June 11, 2026
|
|
Problems encountered when RT Box is used as the controller
|
|
15
|
186
|
June 11, 2026
|
|
Expected HIL Results are Diferent from Simulation Results in RTBox 1 for Nanostep Model
|
|
1
|
64
|
June 9, 2026
|
|
How can I implement a 3-level flying capacitor converter on RT Box using PWM Capture and sub-cycle average models?
|
|
9
|
167
|
June 9, 2026
|
|
PLECS linear interpolation and linear extrapolation strategies
|
|
4
|
98
|
June 9, 2026
|
|
Grid-Forming Inverter Stable in Offline Simulation but Unstable When Implemented in RT Box HIL Simulation
|
|
2
|
97
|
June 4, 2026
|
|
Chattering in 6-phase generator + diode rectifier under fixed-step codegen — role of parallel resistor and "step size compensation" block?
|
|
1
|
59
|
June 4, 2026
|
|
From Behavioral to SPICE: Building Flyback Models That Match the Problem
|
|
0
|
96
|
June 2, 2026
|
|
Discrepancy Between RT Box 2 Results and Offline Simulation in PLECS 4.9.5
|
|
2
|
92
|
June 2, 2026
|
|
How to parallel N electrical ports in PLECS Blockset?
|
|
1
|
48
|
June 2, 2026
|
|
Malfunction of a rectifier using a transformer
|
|
2
|
64
|
May 31, 2026
|
|
Signal domain modeling
|
|
1
|
58
|
May 29, 2026
|
|
Nested/Recursive Library Search Paths
|
|
2
|
76
|
May 27, 2026
|
|
STM32G474 External Mode issue
|
|
5
|
116
|
May 20, 2026
|