|
Octave and PLECS font and icon sizes
|
|
3
|
347
|
February 12, 2026
|
|
How to convert mosfets' LTspice model or Pspice model to plecs model?
|
|
7
|
1342
|
February 11, 2026
|
|
How to configure the existing LLC resonant converter demo model for TI C2000 based on available model
|
|
5
|
166
|
February 10, 2026
|
|
Implementing phase shift for PSFB converter using TI C2000 Target Blocks
|
|
1
|
30
|
February 10, 2026
|
|
Real-Time Implementation and HIL Validation of Dual-Ended Charge Control for LLC Converters in PLECS
|
|
0
|
78
|
February 9, 2026
|
|
Dual active bridge closing the current loop
|
|
5
|
175
|
February 9, 2026
|
|
Need help creating a CCCV charging curve in PLECS (Boost converter + cascaded PI voltage/current control + battery model)
|
|
1
|
38
|
February 9, 2026
|
|
Newbie needs some help please for single phase meter
|
|
2
|
101
|
February 6, 2026
|
|
Reducing Simulation Time for Large-Scale Circuits
|
|
1
|
77
|
February 6, 2026
|
|
Small-Signal Modeling and Control of LLC Resonant Converters in PLECS
|
|
0
|
142
|
February 6, 2026
|
|
Panning the schematic with mouse-click-drag
|
|
3
|
2525
|
February 6, 2026
|
|
Hyprland Drag and Drop Issue
|
|
3
|
486
|
February 6, 2026
|
|
Issue with Earth Fault Simulation Using Saturable Inductors – Integration Tolerance Error
|
|
3
|
154
|
February 6, 2026
|
|
The inner working of `Magnetic Resistance`
|
|
1
|
163
|
February 5, 2026
|
|
12 windings mutual inductors
|
|
1
|
144
|
February 5, 2026
|
|
Loss Discrepancy Between PLECS Thermal Model and Fuji Electric Online Simulator (7MBR50VD120-50)
|
|
5
|
165
|
February 5, 2026
|
|
Generate large AI training dataset from PLECS (parameter sweep + peak current extraction)
|
|
1
|
120
|
February 5, 2026
|
|
Connecting Output Port from STM32 Analog Output to Analog Input RT Box
|
|
1
|
211
|
February 2, 2026
|
|
Blockset masked circuit with fewer parameters in mask
|
|
2
|
284
|
January 30, 2026
|
|
Scaling power output using coupled voltage and current sources
|
|
3
|
461
|
January 28, 2026
|
|
Error in building the program. Error in build step #5 (Make): Make process exited with code 2
|
|
3
|
533
|
January 22, 2026
|
|
Complementary PWM Signals overlaps at Digital Input Pins at RT Box 2
|
|
4
|
730
|
January 21, 2026
|
|
Scaling and Offset in RT Box and STM32
|
|
3
|
688
|
January 21, 2026
|
|
Discrepancy between Built-in Integrator and C-Script Implementation
|
|
4
|
815
|
January 21, 2026
|
|
Is autoscale limited to a maximum of traces?
|
|
6
|
1284
|
January 20, 2026
|
|
Full Bridge MMC
|
|
0
|
450
|
January 20, 2026
|
|
Seeking PLECS Simulation Model or Guidance for Alternate Arm Converter (AAC)
|
|
1
|
699
|
January 16, 2026
|
|
How to disable PWM singal in F28379?
|
|
4
|
1153
|
January 14, 2026
|
|
How to configure the watchdog in code generation？
|
|
1
|
950
|
January 9, 2026
|
|
How to create a switching loss formula in thermal description and its principles
|
|
1
|
1015
|
January 9, 2026
|